{rfName}
An

Indexed in

Altmetrics

Analysis of institutional authors

Agustin, JavierCorresponding AuthorLopez-Vallejo, MarisaAuthor

Share

June 9, 2019
Publications
>
Article
No

An In-Depth Analysis of Ring Oscillators: Exploiting Their Configurable Duty-Cycle

Publicated to: Ieee Transactions On Circuits And Systems I-Regular Papers. 62 (10): 2485-2494 - 2015-10-01 62(10), DOI: 10.1109/TCSI.2015.2476300

Authors: Agustin, Javier; Agustin, J; Lopez-Vallejo, Marisa; Lopez-Vallejo, M

Affiliations

Univ Politecn Madrid, Dept Elect Engn, E-28040 Madrid, Spain - Author

Abstract

Ring oscillators are used in many applications, but for all of them the system output is a clock signal with a 50% duty cycle. Our work sets the analytical basis for understanding and designing a ring oscillator whose outputs are clock signals with fully-configurable duty cycles different from 50%. We present two models in order to vary the output duty cycle with reduced area overhead: the first model is based on the layout design, focusing on the transistor sizing of each inverter gate; and the second model establishes a relation between the output duty cycle and different bias voltage schemes. These models are validated by simulation with a 40 nm commercial technology. The simulations include the impact of variability and the characterization of the oscillator phase noise. We also discuss the utilization of our new approach in many different applications for heterogeneous environments.

Keywords

Bias voltage schemeCmosDuty cycleRing oscillatorTransistor sizing

Quality index

Bibliometric impact. Analysis of the contribution and dissemination channel

The work has been published in the journal Ieee Transactions On Circuits And Systems I-Regular Papers due to its progression and the good impact it has achieved in recent years, according to the agency WoS (JCR), it has become a reference in its field. In the year of publication of the work, 2015, it was in position 44/256, thus managing to position itself as a Q1 (Primer Cuartil), in the category Engineering, Electrical & Electronic.

Independientemente del impacto esperado determinado por el canal de difusión, es importante destacar el impacto real observado de la propia aportación.

Según las diferentes agencias de indexación, el número de citas acumuladas por esta publicación hasta la fecha 2025-12-05:

  • Google Scholar: 15
  • WoS: 14
  • Scopus: 14

Impact and social visibility

From the perspective of influence or social adoption, and based on metrics associated with mentions and interactions provided by agencies specializing in calculating the so-called "Alternative or Social Metrics," we can highlight as of 2025-12-05:

  • The use, from an academic perspective evidenced by the Altmetric agency indicator referring to aggregations made by the personal bibliographic manager Mendeley, gives us a total of: 20.
  • The use of this contribution in bookmarks, code forks, additions to favorite lists for recurrent reading, as well as general views, indicates that someone is using the publication as a basis for their current work. This may be a notable indicator of future more formal and academic citations. This claim is supported by the result of the "Capture" indicator, which yields a total of: 20 (PlumX).

With a more dissemination-oriented intent and targeting more general audiences, we can observe other more global scores such as:

  • The Total Score from Altmetric: 6.

Leadership analysis of institutional authors

There is a significant leadership presence as some of the institution’s authors appear as the first or last signer, detailed as follows: First Author (AGUSTIN SAENZ, JAVIER) and Last Author (LOPEZ VALLEJO, M. LUISA).

the author responsible for correspondence tasks has been AGUSTIN SAENZ, JAVIER.

Awards linked to the item

This work has been funded by Spanish projects TOLERA (TEC2012-31292) and RADHARQ (IPT-2012-0422-370000).